Chaitanya Mamatha Ananda | University of California, Riverside

PhD Student, University of California, Riverside

prof_pic.jpg

I am a Ph.D. candidate at the Department of Computer Science & Engineering, University of California Riverside (UCR) where I am fortunate to be advised by Professor Rajiv Gupta.

My interests lie in designing compiler optimization techniques, with a particular focus on creating better memory layouts, reducing binary sizes, and AI-driven code-layout optimization. In this journey, I have had the privilege of collaborating with Dr. Sriraman Tallam and his group from Google, where we work on tackling new and challenging problems in this domain, including a recent Student Researcher role extending Propeller with AI-driven optimizations.

news

May 01, 2026 Our paper, “DeduBB: Binary Code Size Reduction via Post-Link Basic Block De-duplication” has been accepted for presentation at the ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES ‘26)!
Sep 01, 2025 Excited to join the Compiler Optimization Team at Google, Sunnyvale as a Student Researcher!
Nov 04, 2024 Our paper, “PreFix: Optimizing the Performance of Heap-Intensive Applications” has been accepted for presentation at the International Symposium on Code Generation and Optimization (CGO’25).
Aug 21, 2024 Successfully passed my PhD candidacy exam! :sparkles: :smile:

selected publications

  1. prefix.png
    PreFix: Optimizing the Performance of Heap-Intensive Applications
    Chaitanya Mamatha Ananda , Rajiv Gupta , Sriraman Tallam , and 2 more authors
    In The IEEE/ACM International Conference on Code Generation and Optimization (CGO) , 2025
    HTML
  2. dedubb.png
    DeduBB: Binary Code Size Reduction via Post-Link Basic Block De-duplication
    Chaitanya Mamatha Ananda , Mahbod Afarin , Rajiv Gupta , and 3 more authors
    In ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES) , 2026
  3. ai-propeller.png
    AI-PROPELLER: Warehouse-Scale Interprocedural Code Layout Optimization with AlphaEvolve
    Chaitanya Mamatha Ananda , Rajiv Gupta , Mircea Trofin , and 4 more authors
    In MLArchSys; CAIS AID-Wild (workshops) , 2026